Papers Analog Dynamic Random - Access Memory ( ADRAM ) Unit Cell Implemented Using a CCD with Feedback
نویسنده
چکیده
A novel unit cell for analog, dynamic, random-access memory is described. The unit cell is implemented using a charge-coupled device (CCD) and features voltage-inholtage-out operation with low power. The unit cell is essentially an algorithmic voltage sampleand-hold (SIH) circuit. It is sufficiently compact for imager frame memory application and may also find application in analog neural network circuits.
منابع مشابه
Duty Cycle Corrector with Sar for Ddr Dram Application
Double Data Rate Dynamic Random Access Memory (DDR DRAM) has become important to develop a low-power high performance DCC(Duty Cycle Corrector) with better duty cycle accuracy. DDR DRAM increases the speed using Successive Approximation Register Duty Cycle Corrector (SAR DCC). The proposed DCC circuit will be implemented in a 0.18um CMOS process. Here, Adjuster circuit delay line is being modif...
متن کاملCharge-Mode Parallel Architecture for Vector–Matrix Multiplication
An internally analog, externally digital architecture for parallel vector–matrix multiplication is presented. A threetransistor unit cell combines a single-bit dynamic random-access memory and a charge injection device binary multiplier and analog accumulator. Digital multiplication of variable resolution is obtained with bit-serial inputs and bit-parallel storage of matrix elements, by combini...
متن کاملEnergy Efficient Novel Design of Static Random Access Memory Memory Cell in Quantum-dot Cellular Automata Approach
This paper introduces a peculiar approach of designing Static Random Access Memory (SRAM) memory cell in Quantum-dot Cellular Automata (QCA) technique. The proposed design consists of one 3-input MG, one 5-input MG in addition to a (2×1) Multiplexer block utilizing the loop-based approach. The simulation results reveals the excellence of the proposed design. The proposed SRAM cell achieves 16% ...
متن کاملMassively Parallel Inner-Product Array Processor
We present a hardware architecture for parallel innerproduct array computation in very high dimensional feature spaces, towards a general-purpose kernel-based classiJer and function approximator: The architecture is internally analog with fully digital interface. On-chip analog jinegrain parallel processing yields real-time throughput levels for high-dimensional (over 1,000per chip) classificat...
متن کاملSilicon Realization of an OFDM Synchronization Algorithm
In this paper a hardware architecture for an OFDM synchronizer is presented. The proposed synchronization unit can be used in any OFDM system that uses a cyclic prefix. The algorithm is based on the correlation introduced by the cyclic prefix, which is exploited in the time domain where both time and frequency offset are estimated simultaneously. The synchronization unit also performs frequency...
متن کامل